MATLAB® & Simulink®©óFPGA¡BASIC¡B¥H¤ÎSoC¶}µo ¦Û°Ê¤Æ°õ¦æ§¹¾ã¤u§@¬yµ{ ¡V ±qºtºâªk¶}µo¨ìµwÅé³]p»PÅçÃÒ
»â°ì±M®a©MµwÅé¤uµ{®v¥i¥H³z¹LMATLAB® ©M Simulink® ¶}µo쫬©M²£«~¯ÅÀ³¥Î¡A¥H³¡¸p¨ìFPGA¡BASIC©MSoC¸Ë¸m¡C
³z¹LMATLAB©MSimulink¡A§A¥i¥H¡G
- ¦b¬Û¦PÀô¹Ò¥H°ª«×©â¶Hµ¥¯Å¤@¨Ö¶i¦æ¼Æ¦ì¡BÃþ¤ñ©M³nÅ骺«Ø¼Ò¤Î¼ÒÀÀ
- ¨Ï¥Î¦Û°Ê¤Æªº«ü«n¨ÓÂà´«¬°©wÂI¹Bºâ¡A©Î¬°¥ô¦ó¥Ø¼Ð¸Ë¸m²£¥Íì¥Í¯BÂI¹Bºâ
- ³z¹L°O¾ÐÅé¡B¶×¬y±Æ©M I/O «Ø¼Ò¨Ó¤ÀªRµwÅé©M³nÅé¬[ºc
- ²£¥Í¸g¹LÀu¤Æ¡B¥iŪ¡B¥i°lÂܪºVHDL®©ÎVerilog®µ{¦¡½X¡A¥H¶i¦æ¼Æ¦ìÅ޿誺¹ê²{
- ²£¥Í°w¹ï³B²z¾¹Àu¤Æªº C/C++ µ{¦¡½X¡A¨Ñ´O¤J¦¡¥Ø¼Ð³B²z¾¹¨Ï¥Î
- ¦bHDL¼ÒÀÀ¾¹¡A©Î»PMATLAB©ÎSimulink´ú¸Õ¥¥x¬Û³sªºFPGA©ÎSoC¸Ë¸m¨ÓÅçÃÒºtºâªkªº°õ¦æ
¨Ï¥ÎMATLAB & Simulink¨ó§UFPGA¡BASIC¡BSoC¶}µo
-
FPGA쫬¤Æ
¨Ï¥ÎMATLAB»PSimulink¶i¦æì«¬¶}µo¡B³¡¸p»P°£¿ù¡C
-
FPGA¡BASIC¡BSoC¤§²£«~¯Å³]p»PÅçÃÒ
¨Ï¥ÎMATLAB»PSimulink¥HµwÅé¬[ºc§ïµ½ºtºâªk¡A¨Ã¥B²£¥Íµ{¦¡½X©M¶i¦æ¼Ò«¬ÅçÃÒ¡C
-
²£¥ÍHDLµ{¦¡½X¤Jªù
±´¯ÁFPGA¡BASIC©MSoC¶}µo½d¨Ò¡B¼v¤ù»P±Ð¾Ç¡C
